Sciweavers

3893 search results - page 291 / 779
» Execution Architectures and Compilation
Sort
View
ICCD
2000
IEEE
69views Hardware» more  ICCD 2000»
15 years 11 months ago
Hierarchical Simulation of a Multiprocessor Architecture
When proposing new architectural enhancements, it is also important to account for the hardware complexity. To achieve this goal, we propose to model the new design in a hardware ...
Marius Pirvu, Laxmi N. Bhuyan, Rabi N. Mahapatra
MICRO
1994
IEEE
81views Hardware» more  MICRO 1994»
15 years 10 months ago
Register file port requirements of transport triggered architectures
Exploitation of large amounts of instruction level parallelism requires a large amount of connectivity between the shared register file and the function units; this connectivity i...
Jan Hoogerbrugge, Henk Corporaal
FATES
2006
Springer
15 years 10 months ago
Dynamic Architecture Extraction
Abstract. Object models capture key properties of object-oriented architectures, and they can highlight relationships between types, occurrences of sharing, and object encapsulatio...
Cormac Flanagan, Stephen N. Freund
AAAI
2008
15 years 9 months ago
Achieving Far Transfer in an Integrated Cognitive Architecture
Transfer is the ability to employ knowledge acquired in one task to improve performance in another. We study transfer in the context of the ICARUS cognitive architecture, which su...
Dan Shapiro, Tolga Könik, Paul O'Rorke
DSOM
2006
Springer
15 years 8 months ago
A WSDM-Based Architecture for Global Usage Characterization of Grid Computing Infrastructures
Current solutions to characterize grid computing usage are limited in three important aspects. First, they do not provide a global, uniform view of the use of infrastructures compr...
Glauco Antonio Ludwig, Luciano Paschoal Gaspary, G...