502 search results - page 66 / 101 » Evolving Hardware on a Large Scale |
141
click to vote
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
Increasing dynamic variability with technology scaling has made it essential to incorporate large design-time timing margins to ensure yield and reliable operation. Online techniq...
139
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
Abstract—Antenna problem is a phenomenon of plasma-induced gateoxide degradation. It directly affects manufacturability of very large scale integration (VLSI) circuits, especiall...
178
click to vote
ISQED
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents a fast algorithm to optimize both the widths and lengths of power/ground networks under reliability and power dip/ground bounce constraints. The spacesizing wh...
141
click to vote
ISPD
1999
ACM
15 years 10 months ago
1999
ACM
—Maze routing algorithms are widely used for finding an optimal path in detailed routing for very large scale integration, printed circuit board and multichip modules In this pap...
165
click to vote
ICCAD
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper considers simultaneous gate and wire sizing for general very large scale integrated (VLSI) circuits under the Elmore delay model. We present a fast and exact algorithm w...