502 search results - page 59 / 101 » Evolving Hardware on a Large Scale |
161
click to vote
ISCAS
2005
IEEE
15 years 11 months ago
2005
IEEE
— In this paper we explore the relationship between power and area. By exploiting parallelism (and thus using more area) one can reduce the switching frequency allowing a reducti...
187
click to vote
WMPI
2004
ACM
15 years 11 months ago
2004
ACM
The cache hierarchy design in existing SMT and superscalar processors is optimized for latency, but not for bandwidth. The size of the L1 data cache did not scale over the past dec...
164
click to vote
SIGCOMM
2000
ACM
15 years 10 months ago
2000
ACM
As the number of hosts attached to a network increases beyond what can be connected by a single local area network (LAN), forwarding packets between hosts on different LANs become...
175
click to vote
MICRO
2009
IEEE
16 years 22 days ago
2009
IEEE
Voltage scaling is one of the most effective mechanisms to reduce microprocessor power consumption. However, the increased severity of manufacturing-induced parameter variations a...
170
click to vote
ISCA
2011
IEEE
14 years 9 months ago
2011
IEEE
Much of the success of the Internet services model can be attributed to the popularity of a class of workloads that we call Online Data-Intensive (OLDI) services. These workloads ...