417 search results - page 72 / 84 » Evaluating kilo-instruction multiprocessors |
155
click to vote
DATE
2008
IEEE
16 years 15 days ago
2008
IEEE
This work evaluates task allocation strategies based on bin-packing algorithms in the context of multiprocessor systems-on-chip (MPSoCs) with task migration capabilities, running ...
174
click to vote
DATE
2007
IEEE
16 years 11 days ago
2007
IEEE
In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal managem...
137
click to vote
IEEEPACT
2007
IEEE
16 years 10 days ago
2007
IEEE
We present a detailed characterization of instruction cache performance for IBM’s J2EE-enabled web server, WebSphere Application Server (WAS). When running two J2EE benchmarks o...
171
click to vote
MICRO
2007
IEEE
16 years 9 days ago
2007
IEEE
In deep sub-micron ICs, growing amounts of ondie memory and scaling effects make embedded memories increasingly vulnerable to reliability and yield problems. As scaling progresses...
143
click to vote
NCA
2007
IEEE
16 years 9 days ago
2007
IEEE
Exponentially growing bandwidth requirements and slowing gains in processor speeds have led to the popularity of multiprocessor architectures. Network stack parallelism is increas...