Sciweavers

3070 search results - page 302 / 614
» Evaluating digital libraries
Sort
View
DATE
2003
IEEE
90views Hardware» more  DATE 2003»
15 years 12 months ago
Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching
While fast timing analysis methods, such as asymptotic waveform evaluation (AWE), have been well established for linear circuits, the timing analysis for non-linear circuits, whic...
Zhong Wang, Jianwen Zhu
ISCAS
2008
IEEE
101views Hardware» more  ISCAS 2008»
16 years 1 months ago
High-performance ASIC implementations of the 128-bit block cipher CLEFIA
— In the present paper, we introduce high-performance hardware architectures for the 128-bit block cipher CLEFIA and evaluate their ASIC performances in comparison with the ISO/I...
Takeshi Sugawara, Naofumi Homma, Takafumi Aoki, Ak...
IPPS
2005
IEEE
16 years 8 days ago
Analysis of Hardware Acceleration in Reconfigurable Embedded Systems
Embedded designers now have the capability of offloading software routines into custom applicationspecific hardware blocks. This paper evaluates a domain-specific design system fo...
Matthew Ouellette, Daniel A. Connors
ISQED
2005
IEEE
128views Hardware» more  ISQED 2005»
16 years 7 days ago
Reliability-Centric Hardware/Software Co-Design
This paper proposes a reliability-centric hardware/ software co-design framework. This framework operates with a component library that provides multiple alternates for a given ta...
Suleyman Tosun, Nazanin Mansouri, Ercument Arvas, ...
CIVR
2004
Springer
161views Image Analysis» more  CIVR 2004»
16 years 2 days ago
The CLEF Cross Language Image Retrieval Track (ImageCLEF) 2004
Abstract. In this paper we describe ImageCLEF1, the cross language image retrieval track of the Cross Language Evaluation Forum (CLEF3). We instigated and ran a pilot experiment in...
Paul Clough, Mark Sanderson, Henning Müller