Sciweavers

1099 search results - page 81 / 220
» Evaluating Integration Architectures - A Scenario-Based Eval...
Sort
View
ASAP
2008
IEEE
82views Hardware» more  ASAP 2008»
16 years 25 days ago
Run-time thread sorting to expose data-level parallelism
We address the problem of data parallel processing for computational quantum chemistry (CQC). CQC is a computationally demanding tool to study the electronic structure of molecule...
Tirath Ramdas, Gregory K. Egan, David Abramson, Ki...
ICCD
2004
IEEE
123views Hardware» more  ICCD 2004»
16 years 3 months ago
Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures
The work presents a modeling and analysis framework for heterogeneous industrial networks architectures which is based on a tight integration of a network simulator with embedded ...
Franco Fummi, Stefano Martini, Marco Monguzzi, Gio...
FI
2011
96views more  FI 2011»
15 years 1 months ago
A Distributed Public Key Infrastructure Based on Threshold Cryptography for the HiiMap Next Generation Internet Architecture
: In this article, a security extension for the HiiMap Next Generation Internet Architecture is presented. We regard a public key infrastructure which is integrated into the mappin...
Oliver Hanka, Michael Eichhorn, Martin Pfannenstei...
MUM
2006
ACM
181views Multimedia» more  MUM 2006»
16 years 9 days ago
Cross-layer design for providing service oriented architecture in a mobile Ad Hoc network
This paper presents a novel cross-layer design for providing service oriented architecture (SOA) in a mobile ad hoc network (MANET). In the design SOA service discovery is integra...
Tommi Halonen, Timo Ojala
HPCC
2005
Springer
15 years 12 months ago
Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
Francisco J. Villa, Manuel E. Acacio, José ...