Sciweavers

1304 search results - page 211 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
MICRO
2003
IEEE
99views Hardware» more  MICRO 2003»
15 years 11 months ago
Power-driven Design of Router Microarchitectures in On-chip Networks
As demand for bandwidth increases in systems-on-a-chip and chip multiprocessors, networks are fast replacing buses and dedicated wires as the pervasive interconnect fabric for on-...
Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
DSD
2002
IEEE
110views Hardware» more  DSD 2002»
15 years 11 months ago
A Design for a Low-Power Digital Matched Filter Applicable to W-CDMA
This paper presents a design for a low-power digital matched filter (DMF) applicable to Wideband-Code Division Multiple Access (W-CDMA), which is a Direct-Sequence Spread-Spectrum...
Shoji Goto, Takashi Yamada, Norihisa Takayarna, Yo...
ITC
2000
IEEE
88views Hardware» more  ITC 2000»
15 years 10 months ago
Predicting device performance from pass/fail transient signal analysis data
Transient Signal Analysis (TSA) is a Go/No-Go device testing method that is based on the analysis of voltage transients at multiple test points. In this paper, a technique based o...
James F. Plusquellic, Amy Germida, Jonathan Hudson...
MICRO
1999
IEEE
131views Hardware» more  MICRO 1999»
15 years 10 months ago
Value Prediction for Speculative Multithreaded Architectures
The speculative multithreading paradigm (speculative threadlevel parallelism) is based on the concurrent execution of control-speculative threads. The efficiency of microarchitect...
Pedro Marcuello, Jordi Tubella, Antonio Gonz&aacut...
MICRO
1998
IEEE
75views Hardware» more  MICRO 1998»
15 years 10 months ago
Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms
This paper evaluates several mechanisms for repairing the return-address stack after branch mispredictions. The return-address stack is a small but important structure for achievi...
Kevin Skadron, Pritpal S. Ahuja, Margaret Martonos...