Sciweavers

1304 search results - page 187 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
TEI
2010
ACM
100views Hardware» more  TEI 2010»
15 years 6 months ago
Coming to grips with the objects we grasp: detecting interactions with efficient wrist-worn sensors
The use of a wrist-worn sensor that is able to read nearby RFID tags and the wearer's gestures has been suggested frequently as a way to both detect the objects we interact w...
Eugen Berlin, Jun Liu, Kristof Van Laerhoven, Bern...
ICCD
2004
IEEE
138views Hardware» more  ICCD 2004»
16 years 3 months ago
Design and Implementation of Scalable Low-Power Montgomery Multiplier
In this paper, an efficient Montgomery multiplier is introduced for the modular exponentiation operation, which is fundamental to numerous public-key cryptosystems. Four aspects a...
Hee-Kwan Son, Sang-Geun Oh
DATE
2009
IEEE
138views Hardware» more  DATE 2009»
16 years 1 months ago
Cache aware compression for processor debug support
—During post-silicon processor debugging, we need to frequently capture and dump out the internal state of the processor. Since internal state constitutes all memory elements, th...
Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishna...
DSN
2007
IEEE
16 years 20 days ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
DAMON
2007
Springer
16 years 15 days ago
Architectural characterization of XQuery workloads on modern processors
As XQuery rapidly emerges as the standard for querying XML documents, it is very important to understand the architectural characteristics and behaviors of such workloads. A lot o...
Rubao Lee, Bihui Duan, Taoying Liu