1304 search results - page 182 / 261 » Evaluating Hardware Compilation Techniques |
186
click to vote
CODES
2007
IEEE
16 years 21 days ago
2007
IEEE
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
158
click to vote
CODES
2005
IEEE
15 years 12 months ago
2005
IEEE
Even after carefully tuning the memory characteristics to the application properties and the processor speed, during the execution of real applications there are times when the pr...
188
click to vote
HPCC
2009
Springer
15 years 11 months ago
2009
Springer
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
149
click to vote
ISCAS
2007
IEEE
16 years 19 days ago
2007
IEEE
– In the sub-65 nm CMOS technologies, subthreshold and gate dielectric leakage currents need to be simultaneously suppressed for effective energy reduction. New low-leakage circu...
153
click to vote
CAV
2009
Springer
16 years 6 months ago
2009
Springer
We address the problem of analyzing programs such as J2ME midlets for mobile devices, where a central correctness requirement concerns confidentiality of data that the user wants t...