1304 search results - page 173 / 261 » Evaluating Hardware Compilation Techniques |
129
click to vote
CF
2006
ACM
16 years 10 days ago
2006
ACM
Bytecode hardware-translation improves the performance of a Java Virtual Machine (JVM) with small hardware resource and complexity overhead. Instruction folding is a technique to ...
141
click to vote
DATE
2005
IEEE
15 years 12 months ago
2005
IEEE
In this paper, two packing algorithms for the detection of activity profiles in MTCMOS-based FPGA structures are proposed for leakage power mitigation. The first algorithm is a ...
151
click to vote
ECBS
2005
IEEE
15 years 12 months ago
2005
IEEE
An autonomic system is structured as a network of autonomic elements that collaborate to achieve the system’s purpose. This paper examines the potential benefit of using well-es...
159
click to vote
ISCA
2005
IEEE
15 years 12 months ago
2005
IEEE
Lossless data compression techniques can potentially free up more than 50% of the memory resources. However, previously proposed schemes suffer from high access costs. The propose...
164
click to vote
DATE
2003
IEEE
15 years 11 months ago
2003
IEEE
Programming network processors remains an art due to the variety of different network processor architectures and due to little support to reason and explore implementations on su...