Sciweavers

1304 search results - page 134 / 261
» Evaluating Hardware Compilation Techniques
Sort
View
EUROMICRO
1998
IEEE
15 years 10 months ago
The Latency Hiding Effectiveness of Decoupled Access/Execute Processors
Several studies have demonstrated that out-of-order execution processors may not be the most adequate organization for wide issue processors due to the increasing penalties that w...
Joan-Manuel Parcerisa, Antonio González
ITC
1997
IEEE
92views Hardware» more  ITC 1997»
15 years 10 months ago
Capacitive Leadframe Testing
Capacitive Leadframe testing is an effective approach for detecting faults in printed circuit boards. Capacitance measurements, however, are affected by mechanical variations duri...
Ted T. Turner
ISCA
2000
IEEE
111views Hardware» more  ISCA 2000»
15 years 10 months ago
HLS: combining statistical and symbolic simulation to guide microprocessor designs
As microprocessors continue to evolve, many optimizations reach a point of diminishing returns. We introduce HLS, a hybrid processor simulator which uses statistical models and sy...
Mark Oskin, Frederic T. Chong, Matthew K. Farrens
CEC
2003
IEEE
15 years 10 months ago
A modified ant colony algorithm for evolutionary design of digital circuits
Evolutionary computation presents a new paradigm shift in hardware design and synthesis. According to this paradigm, hardware design is pursued by deriving inspiration from biologi...
Mostafa Abd-El-Barr, Sadiq M. Sait, Bambang A. B. ...
PERVASIVE
2005
Springer
15 years 12 months ago
Audio Location: Accurate Low-Cost Location Sensing
Audio location is a technique for performing accurate 3D location sensing using off-the-shelf audio hardware. The use of off-the-shelf hardware allows audio location deployment to ...
James Scott, Boris Dragovic