Sciweavers

1940 search results - page 100 / 388
» Eurostore - Initial Design and First Results
Sort
View
ASPDAC
2004
ACM
96views Hardware» more  ASPDAC 2004»
15 years 11 months ago
Register binding and port assignment for multiplexer optimization
- Data path connection elements, such as multiplexers, consume a significant amount of area on a VLSI chip, especially for FPGA designs. Multiplexer optimization is a difficult pro...
Deming Chen, Jason Cong
CASES
2003
ACM
15 years 11 months ago
Frequent loop detection using efficient non-intrusive on-chip hardware
Dynamic software optimization methods are becoming increasingly popular for improving software performance and power. The first step in dynamic optimization consists of detecting ...
Ann Gordon-Ross, Frank Vahid
CHI
2000
ACM
15 years 10 months ago
Putting the feel in 'look and feel'
Haptic devices are now commercially available and thus touch has become a potentially realistic solution to a variety of interaction design challenges. We report on an investigati...
Ian Oakley, Marilyn Rose McGee, Stephen A. Brewste...
IPPS
2010
IEEE
15 years 3 months ago
Prototype for a large-scale static timing analyzer running on an IBM Blue Gene
This paper focuses on parallelization of the classic static timing analysis (STA) algorithm for verifying timing characteristics of digital integrated circuits. Given ever-increasi...
Akintayo Holder, Christopher D. Carothers, Kerim K...
JVCIR
2011
96views more  JVCIR 2011»
15 years 1 months ago
Stabilization and optimization of PLUS factorization and its application in image coding
A recently developed PLUS factorization holds great promise in image coding due to its simplicity and integer reversibility. However, existing PLUS factorizations did not consider...
Lei Yang, Pengwei Hao, Dapeng Wu