239 search results - page 39 / 48 » Energy benchmarks: a detailed analysis |
176
click to vote
IJHPCA
2010
15 years 3 months ago
2010
Emergence of new parallel architectures presents new challenges for application developers. Supercomputers vary in processor speed, network topology, interconnect communication ch...
176
click to vote
ICS
2010
Tsinghua U.
15 years 8 months ago
2010
Tsinghua U.
Existing supercomputers have hundreds of thousands of processor cores, and future systems may have hundreds of millions. Developers need detailed performance measurements to tune ...
172
click to vote
DAC
2008
ACM
15 years 7 months ago
2008
ACM
The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multiprocessor (CMP) architecture in a locality-aware fas...
174
click to vote
PPOPP
2010
ACM
16 years 3 months ago
2010
ACM
Most modern Chip Multiprocessors (CMP) feature shared cache on chip. For multithreaded applications, the sharing reduces communication latency among co-running threads, but also r...
166
click to vote
ICS
2001
Tsinghua U.
15 years 10 months ago
2001
Tsinghua U.
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...