395 search results - page 26 / 79 » Encoding Algorithms for Logic Synthesis |
160
click to vote
CEC
2003
IEEE
15 years 9 months ago
2003
IEEE
Evolutionary computation presents a new paradigm shift in hardware design and synthesis. According to this paradigm, hardware design is pursued by deriving inspiration from biologi...
168
click to vote
ICCAD
1997
IEEE
15 years 10 months ago
1997
IEEE
In this paper we present an algorithm for converting a BDD representation of a logic function into a multiple-level netlist of disjoint-support subfunctions. On the theoretical si...
129
click to vote
ARITH
1999
IEEE
15 years 10 months ago
1999
IEEE
A new IEEE compliant floating-point rounding algorithm for computing the rounded product from a carry-save representation of the product is presented. The new rounding algorithm i...
166
click to vote
DAC
2003
ACM
16 years 6 months ago
2003
ACM
A binary decoder is a common component of software development tools such as instruction set simulators, disassemblers and debuggers. The efficiency of the decoder can have a sign...
149
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
In this paper, we present a method for generating checker circuits from sequential-extended regular expressions (SEREs). Such sequences form the core of increasingly-used Assertion...