Sciweavers

2620 search results - page 359 / 524
» Efficient Hardware Voxelization
Sort
View
SIGGRAPH
1996
ACM
15 years 11 months ago
Rendering from Compressed Textures
We present a simple method for rendering directly from compressed textures in hardware and software rendering systems. Textures are compressed using a vector quantization (VQ) met...
Andrew C. Beers, Maneesh Agrawala, Navin Chaddha
ICCAD
1994
IEEE
61views Hardware» more  ICCAD 1994»
15 years 11 months ago
Simultaneous driver and wire sizing for performance and power optimization
In this paper, we study the simultaneousdriver and wire sizing (SDWS) problem under two objective functions: (i) delay minimization only, or (ii) combined delay and power dissipat...
Jason Cong, Cheng-Kok Koh
ICCAD
1994
IEEE
121views Hardware» more  ICCAD 1994»
15 years 11 months ago
A cell-based power estimation in CMOS combinational circuits
In this paper we present a power dissipation model considering the charging/discharging of capacitance at the gate output node as well as internal nodes, and capacitance feedthrou...
Jiing-Yuan Lin, Tai-Chien Liu, Wen-Zen Shen
ICCAD
1994
IEEE
106views Hardware» more  ICCAD 1994»
15 years 11 months ago
On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution
Several industrial FPGA routing architectures have been shown to have no efficient routing algorithms (unless P=NP) [3,4]. Here, we further investigate if the intractability of th...
Yu-Liang Wu, Douglas Chang
ISCA
1992
IEEE
151views Hardware» more  ISCA 1992»
15 years 11 months ago
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
In this paper, we propose a multithreaded processor architecture which improves machine throughput. In our processor architecture, instructions from different threads (not a singl...
Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yos...