Sciweavers

2620 search results - page 298 / 524
» Efficient Hardware Voxelization
Sort
View
ASPDAC
2006
ACM
122views Hardware» more  ASPDAC 2006»
16 years 20 days ago
IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults
– We propose an interconnect diagnosis scheme based on Oscillation Ring test methodology for SOC design with heterogeneous cores. The target fault models are delay faults and cro...
Katherine Shu-Min Li, Yao-Wen Chang, Chauchin Su, ...
ISCAS
2005
IEEE
137views Hardware» more  ISCAS 2005»
16 years 8 days ago
ESD protection design for I/O cells in sub-130-nm CMOS technology with embedded SCR structure
—This paper presents a new electrostatic discharge (ESD) protection design for input/output (I/O) cells with embedded silicon-controlled rectifier (SCR) structure as power-rail E...
Kun-Hsien Lin, Ming-Dou Ker
ISCAS
2005
IEEE
133views Hardware» more  ISCAS 2005»
16 years 8 days ago
Sub-sequence video coding for improved temporal scalability
—Compression efficiency and bitrate scalability are among the key factors in video coding. The paper introduces novel sub-sequence coding techniques for temporal scalability. The...
Dong Tian, Miska M. Hannuksela, Moncef Gabbouj
ASPDAC
2005
ACM
193views Hardware» more  ASPDAC 2005»
16 years 8 days ago
VLSI on-chip power/ground network optimization considering decap leakage currents
- In today’s power/ground(P/G) network design, on-chip decoupling capacitors(decaps) are usually made of MOS transistors with source and drain connected together. The gate leak...
Jingjing Fu, Zuying Luo, Xianlong Hong, Yici Cai, ...
FPL
2004
Springer
98views Hardware» more  FPL 2004»
16 years 2 days ago
Power-Driven Design Partitioning
In order to enable efficient integration of FPGAs into cost effective and reliable high-performance systems as well potentially into low power mobile systems, their power efficienc...
Rajarshi Mukherjee, Seda Ogrenci Memik