2620 search results - page 238 / 524 » Efficient Hardware Voxelization |
145
click to vote
DFT
2003
IEEE
15 years 12 months ago
2003
IEEE
A new hybrid BIST scheme is proposed which is based on using an “incrementally guided LFSR.” It very efficiently combines external deterministic data from the tester with on-c...
147
click to vote
ISCAS
2003
IEEE
15 years 12 months ago
2003
IEEE
In modern System-on-Chip (SoC) designs verification becomes the major bottleneck. Since by using state-of-theart techniques complete designs cannot be fully formally verified, it ...
174
Voted
ISCAS
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents a low-cost, single-cycle floating-point unit developed for digital audio processing applications. In the unit, the serial steps of floating-point operations ar...
156
Voted
ISQED
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper presents a hybrid BIST architecture and methods for optimizing it to test systems-on-chip in a cost effective way. The proposed self-test architecture can be implemente...
135
click to vote
ITC
2000
IEEE
15 years 11 months ago
2000
IEEE
We present the application of a deterministic logic BIST scheme on state-of-the-art industrial circuits. Experimental results show that complete fault coverage can be achieved for...