2620 search results - page 227 / 524 » Efficient Hardware Voxelization |
170
click to vote
ITC
2003
IEEE
15 years 12 months ago
2003
IEEE
An open architecture tester allows a third party to develop its own instrument. Such a tester must be open in the sense that it needs to be able to integrate this instrument with ...
135
click to vote
ITC
2003
IEEE
15 years 12 months ago
2003
IEEE
This paper introduces a finite memory compactor called convolutional compactor that provides compaction ratios of test responses in excess of 100x even for a very small number of ...
165
click to vote
MSS
2003
IEEE
15 years 12 months ago
2003
IEEE
In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows...
162
click to vote
ITC
2002
IEEE
15 years 11 months ago
2002
IEEE
Conventional fault simulation techniques for FPGAs are very complicated and time consuming. The other alternative, FPGA fault emulation technique, is incomplete, and can be used o...
193
click to vote
ASAP
2000
IEEE
15 years 11 months ago
2000
IEEE
Permutation is widely used in cryptographic algorithms. However, it is not well-supported in existing instruction sets. In this paper, two instructions, PPERM3R and GRP, are propo...