Sciweavers

4924 search results - page 786 / 985
» Efficiency Improvement for NTRU
Sort
View
EUROMICRO
2004
IEEE
15 years 10 months ago
An Experimental Framework for Testing Web Prefetching Techniques
The popularity of web objects, and by extension the popularity of the web sites, besides the appearance of clear footprints in user's accesses that show a considerable spatia...
Josep Domènech, Ana Pont, Julio Sahuquillo,...
EUROPAR
2004
Springer
15 years 10 months ago
Imprecise Exceptions in Distributed Parallel Components
Abstract. Modern microprocessors have sacrificed the exactness of exceptions for improved performance long ago. This is a side effect of reordering instructions so that the micropr...
Kostadin Damevski, Steven G. Parker
COLT
2006
Springer
15 years 10 months ago
A Randomized Online Learning Algorithm for Better Variance Control
We propose a sequential randomized algorithm, which at each step concentrates on functions having both low risk and low variance with respect to the previous step prediction functi...
Jean-Yves Audibert
FPGA
2004
ACM
128views FPGA» more  FPGA 2004»
15 years 10 months ago
Incremental physical resynthesis for timing optimization
This paper presents a new approach to timing optimization for FPGA designs, namely incremental physical resynthesis, to answer the challenge of effectively integrating logic and p...
Peter Suaris, Lung-Tien Liu, Yuzheng Ding, Nan-Chi...
CHES
2006
Springer
205views Cryptology» more  CHES 2006»
15 years 10 months ago
Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks
Balanced dynamic dual-rail gates and asynchronous circuits have been shown, if implemented correctly, to have natural and efficient resistance to side-channel attacks. Despite thei...
Konrad J. Kulikowski, Alexander B. Smirnov, Alexan...