4924 search results - page 772 / 985 » Efficiency Improvement for NTRU |
196
click to vote
IEEEPACT
1998
IEEE
15 years 10 months ago
1998
IEEE
Global locality analysis is a technique for improving the cache performance of a sequence of loop nests through a combination of loop and data layout optimizations. Pure loop tran...
170
click to vote
INFOCOM
1998
IEEE
15 years 10 months ago
1998
IEEE
Zero Queueing Flow Control (ZQFC) is a new creditbased flow control method for ATM networks. The receiving node of such a flow-controlled link will have zero queueoccupancy in the...
174
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
In the study of PetaFlop project, Processor-In-Memory array was proposed to be a target architecture in achieving 1015 floating point operations per second computing performance. ...
159
click to vote
ITC
1998
IEEE
15 years 10 months ago
1998
IEEE
The main objective of core-based IC design is improvement of design efficiency and time-to-market. In order to prevent test development from becoming the bottleneck in the entire ...
166
click to vote
MICRO
1998
IEEE
15 years 10 months ago
1998
IEEE
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...