Sciweavers

4924 search results - page 656 / 985
» Efficiency Improvement for NTRU
Sort
View
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 11 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
ISCA
1992
IEEE
151views Hardware» more  ISCA 1992»
15 years 10 months ago
An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads
In this paper, we propose a multithreaded processor architecture which improves machine throughput. In our processor architecture, instructions from different threads (not a singl...
Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yos...
HM
2007
Springer
155views Optimization» more  HM 2007»
15 years 10 months ago
A Hybrid ILS Heuristic to the Referee Assignment Problem with an Embedded MIP Strategy
Optimization in sports is a field of increasing interest. A novel problem in sports management is the Referee Assignment Problem, in which a limited number of referees with differe...
Alexandre R. Duarte, Celso C. Ribeiro, Sebasti&aac...
IAT
2007
IEEE
15 years 10 months ago
High-Speed Network Traffic Acquisition for Agent Systems
This paper presents a design of high-speed network traffic acquisition subsystem suitable for agent-based intrusion detection systems. To match the performance requirements and to...
Pavel Celeda, Vojtech Krmicek, Martin Rehák...
ANTSW
2006
Springer
15 years 10 months ago
Negotiation of Goal Direction for Cooperative Transport
In this paper, we study the cooperative transport of a heavy object by a group of robots towards a goal. We investigate the case in which robots have partial and noisy knowledge of...
Alexandre Campo, Shervin Nouyan, Mauro Birattari, ...