Sciweavers

4924 search results - page 583 / 985
» Efficiency Improvement for NTRU
Sort
View
ICCD
1994
IEEE
142views Hardware» more  ICCD 1994»
15 years 11 months ago
Grammar-Based Optimization of Synthesis Scenarios
Systems for multi-level logic optimization are usually based on a set of specialized, loosely-related transformations which work on a network representation. The sequence of trans...
Andreas Kuehlmann, Lukas P. P. P. van Ginneken
INFOCOM
1993
IEEE
15 years 11 months ago
Experimental Assessment of End-to-End Behavior on Internet
Over the last decade Internet has grown by orders of magnitude in size. Many of the protocols that were designed several years ago are still in use. It is not clear if the assumpt...
Dheeraj Sanghi, Ashok K. Agrawala, Olafur Gudmunds...
ICCAL
1989
15 years 11 months ago
Signal Constellation Design Tool: A Case Study in User Interface Synthesis
Signal constellation design is a major subtask of constructing an efficient communication system; it essentially entails trading-off error frequency against information throughput...
Gabriel Robins
ASAP
2007
IEEE
130views Hardware» more  ASAP 2007»
15 years 10 months ago
A Self-Reconfigurable Implementation of the JPEG Encoder
Dynamic reconfiguration allows to selectively substitute blocks of logic at run-time in order to improve the area efficiency of a FPGA design. This paper presents the design of a ...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
ASPDAC
2007
ACM
80views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Recognition of Fanout-free Functions
Factoring is a logic minimization technique to represent a Boolean function in an equivalent function with minimum literals. When realizing the circuit, a function represented in ...
Tsung-Lin Lee, Chun-Yao Wang