Sciweavers

4924 search results - page 582 / 985
» Efficiency Improvement for NTRU
Sort
View
MICRO
1996
IEEE
129views Hardware» more  MICRO 1996»
15 years 11 months ago
Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching
As the issue widthof superscalar processors is increased, instructionfetch bandwidthrequirements will also increase. It will become necessary to fetch multiple basic blocks per cy...
Eric Rotenberg, Steve Bennett, James E. Smith
RTSS
1996
IEEE
15 years 11 months ago
A framework for implementing objects and scheduling tasks in lock-free real-time systems
We present an integrated framework for developing realtime systems in which lock-free algorithms are employed to implement shared objects. There are two key objectives of our work...
James H. Anderson, Srikanth Ramamurthy
DAC
1996
ACM
15 years 11 months ago
Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation
- The problem of stochastic sequential machines (SSM) synthesis is addressed and its relationship with the constrained sequence generation problem which arises during power estimat...
Diana Marculescu, Radu Marculescu, Massoud Pedram
VLDB
1997
ACM
169views Database» more  VLDB 1997»
15 years 11 months ago
Mining Insurance Data at Swiss Life
Huge masses of digital data about products, customers and competitors have become available for companies in the services sector. In order to exploit its inherent (and often hidde...
Jörg-Uwe Kietz, Ulrich Reimer, Martin Staudt
ICCAD
1994
IEEE
111views Hardware» more  ICCAD 1994»
15 years 11 months ago
On modeling top-down VLSI design
We present an improved data model that reflects the whole VLSI design process including bottom-up and topdown design phases. The kernel of the model is a static version concept th...
Bernd Schürmann, Joachim Altmeyer, Martin Sch...