Sciweavers

4924 search results - page 213 / 985
» Efficiency Improvement for NTRU
Sort
View
ITIIS
2010
144views more  ITIIS 2010»
15 years 5 months ago
Cross-layer Design of Rate and Quality Adaptation Schemes for Wireless Video Streaming
Video streaming service over wireless networks is a challenging task because of the changes in the wireless channel conditions that can occur due to interference, fading, and stat...
Sunhun Lee, Kwangsue Chung
ISCA
2012
IEEE
262views Hardware» more  ISCA 2012»
13 years 9 months ago
Boosting mobile GPU performance with a decoupled access/execute fragment processor
Smartphones represent one of the fastest growing markets, providing significant hardware/software improvements every few months. However, supporting these capabilities reduces the...
Jose-Maria Arnau, Joan-Manuel Parcerisa, Polychron...
IJAR
2000
140views more  IJAR 2000»
15 years 6 months ago
Belief updating in multiply sectioned Bayesian networks without repeated local propagations
Multiply sectioned Bayesian networks (MSBNs) provide a coherent and flexible formalism for representing uncertain knowledge in large domains. Global consistency among subnets in a...
Yang Xiang
MST
2002
169views more  MST 2002»
15 years 6 months ago
Bulk Synchronous Parallel Algorithms for the External Memory Model
Abstract. Blockwise access to data is a central theme in the design of efficient external memory (EM) algorithms. A second important issue, when more than one disk is present, is f...
Frank K. H. A. Dehne, Wolfgang Dittrich, David A. ...
ERSA
2010
172views Hardware» more  ERSA 2010»
15 years 4 months ago
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
Heiner Giefers, Marco Platzner