2 search results - page 1 / 1 » Effectiveness of Closure of Public Places with Time Delay in... |
157
click to vote
GLVLSI
2008
IEEE
16 years 14 days ago
2008
IEEE
Timing optimizations during logic synthesis has become a necessary step to achieve timing closure in VLSI designs. This often involves “shortening” all paths found in the circ...