873 search results - page 95 / 175 » E-voting: Dependability Requirements and Design for Dependab... |
165
click to vote
CODES
2007
IEEE
16 years 19 days ago
2007
IEEE
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
187
click to vote
DATE
1999
IEEE
15 years 10 months ago
1999
IEEE
This paper describes a simulation technique for RealTime Hw/Sw systems based on an object executable model. It allows designers to seamlessly estimate and verify their solutions f...
292
click to vote
PEPM
2009
ACM
17 years 6 months ago
2009
ACM
The Verilog hardware description language has padding semantics that allow designers to write descriptions where wires of different bit widths can be interconnected. However, many ...
166
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
Parametric yield loss due to variability can be effectively reduced by both design-time optimization strategies and by adjusting circuit parameters to the realizations of variable...
165
click to vote
INFOCOM
2000
IEEE
15 years 10 months ago
2000
IEEE
– We examine in this paper the tradeoff between application complexity, network complexity, and network efficiency. We argue that the design of the current Internet reflects a ...