Sciweavers

8232 search results - page 1467 / 1647
» Dynamic Logic Programming
Sort
View
ISCAS
2005
IEEE
138views Hardware» more  ISCAS 2005»
16 years 14 hour ago
Transition time bounded low-power clock tree construction
— Recently power becomes a significant issue in clock network design for high-performance ICs because the clock network consumes a large portion of the total power in the whole s...
Min Pan, Chris C. N. Chu, J. Morris Chang
ISCC
2005
IEEE
16 years 12 hour ago
Optimal Delay-Constrained Minimum Cost Loop Algorithm for Local Computer Network
This study deals with the Delay-Constrained Minimum Cost Loop Problem (DC-MCLP) of finding several loops from a source node. The DC-MCLP consists of finding a set of minimum cost ...
Yong-Jin Lee, Mohammed Atiquzzaman
RTAS
2005
IEEE
16 years 6 hour ago
A Distributed Real-Time Embedded Application for Surveillance, Detection, and Tracking of Time Critical Targets
As computer systems become increasingly internetworked, there is a growing class of distributed realtime embedded (DRE) applications that have characteristics and present challeng...
Joseph P. Loyall, Richard E. Schantz, David Corman...
RTCSA
2005
IEEE
16 years 6 hour ago
FPGA-Based Content Protection System for Embedded Consumer Electronics
We propose a new architecture for a content protection system that conceals confidential data and algorithms in an FPGA as electrical circuits. This architecture is designed for a...
Hiroyuki Yokoyama, Kenji Toda
WIOPT
2005
IEEE
16 years 2 hour ago
Minimum Energy Transmission Scheduling Subject to Deadline Constraints
We consider the problem of transmission scheduling of data over a wireless fading channel with hard deadline constraints. Our system consists of N users, each with a fixed amount...
Alessandro Tarello, Jun Sun 0007, Murtaza Zafer, E...
« Prev « First page 1467 / 1647 Last » Next »