Sciweavers

8232 search results - page 1258 / 1647
» Dynamic Logic Programming
Sort
View
CN
2011
111views more  CN 2011»
14 years 10 months ago
On the design of network control and management plane
We provide a design of a control and management plane for data networks using the abstraction of 4D architecture, utilizing and extending 4D’s concept of a logically centralized...
Hammad Iqbal, Taieb Znati
AAAI
2012
13 years 9 months ago
Learning from Demonstration for Goal-Driven Autonomy
Goal-driven autonomy (GDA) is a conceptual model for creating an autonomous agent that monitors a set of expectations during plan execution, detects when discrepancies occur, buil...
Ben George Weber, Michael Mateas, Arnav Jhala
DAC
2009
ACM
16 years 7 months ago
Analysis and mitigation of process variation impacts on Power-Attack Tolerance
Embedded cryptosystems show increased vulnerabilities to implementation attacks such as power analysis. CMOS technology trends are causing increased process variations which impac...
Lang Lin, Wayne P. Burleson
ICCAD
2005
IEEE
114views Hardware» more  ICCAD 2005»
16 years 3 months ago
Double-gate SOI devices for low-power and high-performance applications
: Double-Gate (DG) transistors have emerged as promising devices for nano-scale circuits due to their better scalability compared to bulk CMOS. Among the various types of DG device...
Kaushik Roy, Hamid Mahmoodi-Meimand, Saibal Mukhop...
DATE
2006
IEEE
158views Hardware» more  DATE 2006»
16 years 24 days ago
Modeling multiple input switching of CMOS gates in DSM technology using HDMR
Abstract— Continuing scaling of CMOS technology has allowed aggressive pursuant of increased clock rate in DSM chips. The ever shorter clock period has made switching times of di...
Jayashree Sridharan, Tom Chen
« Prev « First page 1258 / 1647 Last » Next »