Sciweavers

3927 search results - page 710 / 786
» Dynamic Dependencies and Performance Improvement
Sort
View
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
15 years 10 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
CASCON
2003
116views Education» more  CASCON 2003»
15 years 7 months ago
Workload characterization for an E-commerce web site
Electronic commerce servers have a significant presence in today’s Internet. Corporations require good performance for their business processes. To date, little empirical evide...
Qing Wang, Dwight J. Makaroff, H. Keith Edwards, R...
WSC
2000
15 years 7 months ago
SNOOPy Calendar Queue
Discrete event simulations often require a future event list structure to manage events according to their timestamp. The choice of an efficient data structure is vital to the per...
Kah Leong Tan, Ian Li-Jin Thng
ICCAD
2009
IEEE
151views Hardware» more  ICCAD 2009»
15 years 3 months ago
Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography
Double patterning lithography (DPL) is a likely resolution enhancement technique for IC production in 32nm and below technology nodes. However, DPL gives rise to two independent, ...
Mohit Gupta, Kwangok Jeong, Andrew B. Kahng
SIGSOFT
2003
ACM
16 years 7 months ago
Consistency techniques for interprocedural test data generation
This paper presents a novel approach for automated test data generation of imperative programs containing integer, boolean and/or float variables. It extends our previous work to ...
Nguyen Tran Sy, Yves Deville