Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
Dynamic Decimal Adder Circuit Design by using the Carry Look...
Sort
relevance
views
votes
recent
update
View
thumb
title
170
click to vote
ASPDAC
2008
ACM
154
views
Hardware
»
more
ASPDAC 2008
»
Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching
15 years 8 months ago
Download
cobweb.ecn.purdue.edu
Meeting power and performance requirement is a challenging task in high speed ALUs. Supply voltage scaling is promising because it reduces both switching and active power but it al...
Swaroop Ghosh, Kaushik Roy
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »