Sciweavers

4725 search results - page 825 / 945
» Dynamic Architecture Extraction
Sort
View
TON
2008
131views more  TON 2008»
15 years 6 months ago
Capacity management and equilibrium for proportional QoS
Differentiated services architectures are scalable solutions for providing class-based Quality of Service (QoS) over packet switched networks. While qualitative attributes of the o...
Ishai Menache, Nahum Shimkin
JIRS
2007
108views more  JIRS 2007»
15 years 6 months ago
Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs
This paper presents a methodology for the realization of intelligent, task-based reconfiguration of the computational hardware for mobile robot applications. Task requirements are ...
Sesh Commuri, V. Tadigotla, L. Sliger
TVLSI
2008
78views more  TVLSI 2008»
15 years 6 months ago
Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime
Abstract--A SMART repeater is proposed for driving capacitively-coupled, global-length on-chip interconnects that alters its drive strength dynamically to match the relative bit pa...
Roshan Weerasekera, Dinesh Pamunuwa, Li-Rong Zheng...
JUCS
2007
114views more  JUCS 2007»
15 years 6 months ago
Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs
: The development of processors with full custom technology has some disadvantages, such as the time used to design the processors and the cost of the implementation. In this artic...
Susana Ortega-Cisneros, Juan Jóse Raygoza-P...
TWC
2008
176views more  TWC 2008»
15 years 6 months ago
Asynchronous distributed power and rate control in ad hoc networks: a game-theoretic approach
This paper analyzes distributed asynchronous power and rate control for wireless ad hoc networks. Importantly, all network transmitters are considered to be independent of any mana...
Stepán Kucera, Sonia Aïssa, Koji Yamam...