Sciweavers

4725 search results - page 595 / 945
» Dynamic Architecture Extraction
Sort
View
DAC
1999
ACM
15 years 11 months ago
Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages
Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply...
Vijay Sundararajan, Keshab K. Parhi
HOTOS
1999
IEEE
15 years 11 months ago
ISTORE: Introspective Storage for Data-Intensive Network Services
Today's fast-growing data-intensive network services place heavy demands on the backend servers that support them. This paper introduces ISTORE, an intelligent server archite...
Aaron B. Brown, David L. Oppenheimer, Kimberly Kee...
HPDC
1999
IEEE
15 years 11 months ago
A Network-Aware Distributed Storage Cache for Data Intensive Environments
Modern scientific computing involves organizing, moving, visualizing, and analyzing massive amounts of data at multiple sites around the world. The technologies, the middleware se...
Brian Tierney, Jason Lee, Brian Crowley, Mason Hol...
DAC
1997
ACM
15 years 11 months ago
Wire Segmenting for Improved Buffer Insertion
Buffer insertion seeks to place buffers on the wires of a signal net to minimize delay. Van Ginneken [14] proposed an optimal dynamic programming solution (with extensions propose...
Charles J. Alpert, Anirudh Devgan
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 11 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith