Sciweavers

4725 search results - page 593 / 945
» Dynamic Architecture Extraction
Sort
View
GLVLSI
2003
IEEE
132views VLSI» more  GLVLSI 2003»
16 years 2 days ago
A highly regular multi-phase reseeding technique for scan-based BIST
In this paper a novel reseeding architecture for scan-based BIST, which uses an LFSR as TPG, is proposed. Multiple cells of the LFSR are utilized as sources for feeding the scan c...
Emmanouil Kalligeros, Xrysovalantis Kavousianos, D...
CASES
2003
ACM
16 years 1 days ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
MSWIM
2003
ACM
16 years 1 days ago
Impact of location inconsistencies on geographic routing in wireless networks
Recently, geographic routing in wireless networks has gained attention due to several advantages of location information. Location information eliminates the necessity to set up a...
Yongjin Kim, Jae-Joon Lee, Ahmed Helmy
COSIT
2003
Springer
101views GIS» more  COSIT 2003»
16 years 13 hour ago
Maintaining Spatial Relations in an Incremental Diagrammatic Reasoner
Because diagrams are often created incrementally, a qualitative diagrammatic reasoning system must dynamically manage a potentially large set of spatial interpretations. This pape...
Ronald W. Ferguson, Joseph L. Bokor, Rudolph L. Ma...
DATE
2010
IEEE
148views Hardware» more  DATE 2010»
15 years 12 months ago
Scalable stochastic processors
Abstract—Future microprocessors increasingly rely on an unreliable CMOS fabric due to aggressive scaling of voltage and frequency, and shrinking design margins. Fortunately, many...
Sriram Narayanan, John Sartori, Rakesh Kumar, Doug...