Sciweavers

4725 search results - page 486 / 945
» Dynamic Architecture Extraction
Sort
View
VLSID
2008
IEEE
153views VLSI» more  VLSID 2008»
16 years 7 months ago
Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation
Compared to subthreshold leakage, dynamic power is normally much less sensitive to the process variation due to its approximately linear relation to the process parameters. Howeve...
Yuanlin Lu, Vishwani D. Agrawal
VLSID
2006
IEEE
170views VLSI» more  VLSID 2006»
16 years 7 months ago
On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder
This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have ...
Koushik Maharatna, Alfonso Troya, Milos Krstic, Ec...
HPCA
2006
IEEE
16 years 7 months ago
Understanding the performance-temperature interactions in disk I/O of server workloads
This paper describes the first infrastructure for integrated studies of the performance and thermal behavior of storage systems. Using microbenchmarks running on this infrastructu...
Youngjae Kim, Sudhanva Gurumurthi, Anand Sivasubra...
SASP
2008
IEEE
164views Hardware» more  SASP 2008»
16 years 1 months ago
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications
This paper proposes an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The proces...
Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishito...
WCRE
2008
IEEE
16 years 1 months ago
Analyzing the Actual Execution of a Large Software-Intensive System for Determining Dependencies
In this paper, we present a dynamic analysis approach to increase the understandability of a large softwareintensive system, more particularly to enable the identification of depe...
Trosky Boris Callo Arias, Paris Avgeriou, Pierre A...