Sciweavers

4725 search results - page 361 / 945
» Dynamic Architecture Extraction
Sort
View
ICCD
2008
IEEE
111views Hardware» more  ICCD 2008»
16 years 3 months ago
Power switch characterization for fine-grained dynamic voltage scaling
—Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements. One low overhead implementation of DVS uses PMOS power switches to connec...
Liang Di, Mateja Putic, John Lach, Benton H. Calho...
ICCAD
2004
IEEE
100views Hardware» more  ICCAD 2004»
16 years 3 months ago
DynamoSim: a trace-based dynamically compiled instruction set simulator
Instruction set simulators are indispensable tools for the architectural exploration and verification of embedded systems. Different techniques have recently been proposed to spe...
Massimo Poncino, Jianwen Zhu
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
16 years 1 months ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
IPPS
2007
IEEE
16 years 1 months ago
Porting the GROMACS Molecular Dynamics Code to the Cell Processor
The Cell processor offers substantial computational power which can be effectively utilized only if application design and implementation are tuned to the Cell architecture. In th...
Stephen Olivier, Jan Prins, Jeff Derby, Ken V. Vu
NOCS
2007
IEEE
16 years 1 months ago
QNoC Asynchronous Router with Dynamic Virtual Channel Allocation
An asynchronous router for QNoC (Quality-of service NoC) is presented. It combines multiple service levels (SL) with multiple equal-priority virtual channels (VC) within each leve...
Rostislav (Reuven) Dobkin, Ran Ginosar, Israel Cid...