Sciweavers

5804 search results - page 254 / 1161
» Doing more with less
Sort
View
CASES
2000
ACM
15 years 11 months ago
Parallel saturating multioperand adders
This paper presents designs for parallel saturating multioperand adders. These adders have only a single carrypropagate adder on the critical delay path, yet produce the same resu...
Michael J. Schulte, Pablo I. Balzola, Jie Ruan, C....
ASPDAC
1999
ACM
116views Hardware» more  ASPDAC 1999»
15 years 11 months ago
An Automatic Router for the Pin Grid Array Package
A Pin-Grid-Array (PGA) package router is presented in this paper. Given a chip cavity with a number of I/O pads around its boundary and an equivalent number of pins distributed on...
Shuenn-Shi Chen, Jong-Jang Chen, Sao-Jie Chen, Chi...
DATE
1999
IEEE
72views Hardware» more  DATE 1999»
15 years 11 months ago
On Programmable Memory Built-In Self Test Architectures
The design and architectures of a microcode-based memory BIST and programmable FSM-based memory BIST unit are presented. The proposed microcode-based memory BIST unit is more e ci...
Kamran Zarrineh, Shambhu J. Upadhyaya
ISCAS
1999
IEEE
132views Hardware» more  ISCAS 1999»
15 years 11 months ago
Dynamic trellis diagrams for optimized DSP code generation
In this paper, we present the application of dynamic trellis diagrams (DTDs) to automatic translation of data flow graphs (DFGs) into highly optimized programs for digital signal ...
Stefan Fröhlich, Martin Gotschlich, Udo Krebe...
FSE
1999
Springer
83views Cryptology» more  FSE 1999»
15 years 11 months ago
On the Security of Double and 2-Key Triple Modes of Operation
The DES has reached the end of its lifetime due to its too short key length and block length (56 and 64 bits respectively). As we are awaiting the new AES, triple (and double) encr...
Helena Handschuh, Bart Preneel