Sciweavers

8746 search results - page 1368 / 1750
» Diversifying search results
Sort
View
MTV
2003
IEEE
154views Hardware» more  MTV 2003»
16 years 3 days ago
Tuning the VSIDS Decision Heuristic for Bounded Model Checking
Bounded Model Checking (BMC) techniques have been used for formal hardware verification, with the help of tools such as GRASP (Generic search Algorithm for Satisfiability Proble...
Ohad Shacham, Emmanuel Zarpas
RSP
2003
IEEE
103views Control Systems» more  RSP 2003»
16 years 3 days ago
An Instruction Throughput Model of Superscalar Processors
With advances in semiconductor technology, processors are becoming larger and more complex. Future processor designers will face an enormous design space, and must evaluate more a...
Tarek M. Taha, D. Scott Wills
RSP
2003
IEEE
147views Control Systems» more  RSP 2003»
16 years 3 days ago
Cache Configuration Exploration on Prototyping Platforms
We describe cache architecture, intended for prototype-oriented IC platforms, that automatically finds the best cache configuration for a particular application. The cache itself ...
Chuanjun Zhang, Frank Vahid
CASES
2003
ACM
16 years 2 days ago
Architectural optimizations for low-power, real-time speech recognition
The proliferation of computing technology to low power domains such as hand–held devices has lead to increased interest in portable interface technologies, with particular inter...
Rajeev Krishna, Scott A. Mahlke, Todd M. Austin
ISLPED
2003
ACM
142views Hardware» more  ISLPED 2003»
16 years 2 days ago
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization
We describe an optimization strategy for minimizing total power consumption using dual threshold voltage (Vth) technology. Significant power savings are possible by simultaneous a...
David Nguyen, Abhijit Davare, Michael Orshansky, D...
« Prev « First page 1368 / 1750 Last » Next »