Sciweavers

7379 search results - page 477 / 1476
» Distributed vector architectures
Sort
View
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 1 months ago
Scalable compile-time scheduler for multi-core architectures
As the number of cores continues to grow in both digital signal and general purpose processors, tools which perform automatic scheduling from model-based designs are of increasing...
Maxime Pelcat, Pierrick Menuet, Slaheddine Aridhi,...
NOCS
2009
IEEE
16 years 1 months ago
Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture
With the advent of Networks-on-Chip (NoCs), the interest for mesochronous synchronizers is again on the rise due to the intricacies of skew-controlled chip-wide clock tree distrib...
Daniele Ludovici, Alessandro Strano, Davide Bertoz...
AINA
2008
IEEE
16 years 1 months ago
An Architecture for Mobility Support in a Next-Generation Internet
—The current internetworking architecture presents some limitations to naturally support mobility, security and multihoming. Among the limitations, the IP semantic overload seems...
Walter Wong, Rodolfo Villaca, Luciano Paula, Rafae...
ETFA
2008
IEEE
16 years 1 months ago
An adaptive network architecture for home- and building environments
Fieldbus networks have significantly improved flexibility and management in classic building automation domains. However, the costs of such installations are still greatly affec...
Rolf Kistler, Stefan Knauth, Alexander Klapproth
ICC
2008
IEEE
121views Communications» more  ICC 2008»
16 years 1 months ago
iREX MPO : A Multi-Path Option for the iREX Inter-Domain QoS Policy Architecture
Abstract—The inter-domain Resource Exchange (iREX) architecture uses economic market mechanisms to automate the deployment of end-to-end (E2E) inter-domain (ID) quality of servic...
Ariffin Datuk Yahaya, Tatsuya Suda