Sciweavers

7379 search results - page 332 / 1476
» Distributed vector architectures
Sort
View
CCS
2009
ACM
16 years 1 months ago
MYSEA: the monterey security architecture
Mandated requirements to share information across different sensitivity domains necessitate the design of distributed architectures to enforce information flow policies while pr...
Cynthia E. Irvine, Thuy D. Nguyen, David J. Shiffl...
IPPS
2009
IEEE
16 years 1 months ago
Throughput-fairness tradeoff in Best Effort flow control for on-chip architectures
We consider two flow control schemes for Best Effort traffic in on-chip architectures, which can be deemed as the solutions to the boundary extremes of a class of utility maximi...
Fahimeh Jafari, Mohammad Sadegh Talebi, Mohammad H...
CF
2009
ACM
16 years 1 months ago
Strategies for dynamic memory allocation in hybrid architectures
Hybrid architectures combining the strengths of generalpurpose processors with application-specific hardware accelerators can lead to a significant performance improvement. Our ...
Peter Bertels, Wim Heirman, Dirk Stroobandt
ICPP
2007
IEEE
16 years 29 days ago
Architectural Challenges in Memory-Intensive, Real-Time Image Forming
The real-time image forming in future, high-end synthetic aperture radar systems is an example of an application that puts new demands on computer architectures. The initial quest...
Anders Ahlander, H. Hellsten, K. Lind, J. Lindgren...
IPPS
2007
IEEE
16 years 29 days ago
Exploring a Multithreaded Methodology to Implement a Network Communication Protocol on the Cyclops-64 Multithreaded Architecture
The IBM Cyclops-64 (C64) chip employs a multithreaded architecture that integrates a large number of hardware thread units on a single chip. A cellular supercomputer is being deve...
Ge Gan, Ziang Hu, Juan del Cuvillo, Guang R. Gao