Sciweavers

7379 search results - page 211 / 1476
» Distributed vector architectures
Sort
View
IEEEPACT
2000
IEEE
15 years 10 months ago
aSOC: A Scalable, Single-Chip Communications Architecture
As on-chip integration matures, single-chip system designers must not only be concerned with component-level issues such as performance and power, but also with onchip system-leve...
Jian Liang, Sriram Swaminathan, Russell Tessier
ISORC
1998
IEEE
15 years 10 months ago
The Time-Triggered Architecture
The Time-Triggered Architecture (TTA) provides a computing infrastructure for the design and implementation of dependable distributed embedded systems. A large real-time applicatio...
Hermann Kopetz
ASPDAC
2008
ACM
127views Hardware» more  ASPDAC 2008»
15 years 8 months ago
A multicycle communication architecture and synthesis flow for Global interconnect Resource Sharing
In deep submicron technology, wire delay is no longer negligible and is gradually dominating the system latency. Some state-of-the-art architectural synthesis flows adopt the distr...
Wei-Sheng Huang, Yu-Ru Hong, Juinn-Dar Huang, Ya-S...
EUROPAR
2004
Springer
15 years 12 months ago
UVOD: A Jini-Based Ubiquitous VOD Service Architecture
In this paper, we present a ubiquitous VOD service architecture (UVOD) that provides mobile users with a seamless VOD service.
Tae-uk Choi, Ki-Dong Chung
HPDC
2007
IEEE
16 years 23 days ago
Scalable, fault-tolerant management in a service oriented architecture
With the emergence of Service-based architectures, management of an application which comprises of a large number of distributed services becomes difficult as resources appear, mo...
Harshawardhan Gadgil, Geoffrey Fox, Shrideep Palli...