Sciweavers

3607 search results - page 587 / 722
» Distributed Parallel Computing Using Windows Desktop Systems
Sort
View
IPPS
2007
IEEE
16 years 21 days ago
A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors
Snoopy cache coherence protocols broadcast requests to all nodes, reducing the latency of cache to cache transfer misses at the expense of increasing interconnect power. We propos...
Ehsan Atoofian, Amirali Baniasadi
IPPS
2007
IEEE
16 years 21 days ago
Securing Grid Data Transfer Services with Active Network Portals
Widely available and utilized Grid servers are vulnerable to a variety of threats from Denial of Service (DoS) attacks, overloading caused by flash crowds, and compromised client ...
Onur Demir, Michael R. Head, Kanad Ghose, Madhusud...
IPPS
2006
IEEE
16 years 13 days ago
A performance model for fine-grain accesses in UPC
UPC’s implicit communication and fine-grain programming style make application performance modeling a challenging task. The correspondence between remote references and communi...
Zhang Zhang, S. R. Seidel
IPPS
2006
IEEE
16 years 13 days ago
Battery aware dynamic scheduling for periodic task graphs
Battery lifetime, a primary design constraint for mobile embedded systems, has been shown to depend heavily on the load current profile. This paper explores how scheduling guidel...
V. Rao, N. Navet, G. Singhal, A. Kumar, G. S. Visw...
EDO
2005
Springer
15 years 12 months ago
Optimizing layered middleware
Middleware is often built using a layered architectural style. Layered design provides good separation of the different concerns of middleware, such as communication, marshaling, ...
Ömer Erdem Demir, Premkumar T. Devanbu, Eric ...