Sciweavers

5012 search results - page 424 / 1003
» Distributed Error Correction
Sort
View
170
Voted
ICCD
2003
IEEE
143views Hardware» more  ICCD 2003»
16 years 3 months ago
Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case
We analyze the effect of errors in branch predictors, a representative example of speculative processor subsystems, to motivate the necessity for fault tolerance in such subsystem...
Sobeeh Almukhaizim, Thomas Verdel, Yiorgos Makris
143
Voted
ICCAD
2004
IEEE
88views Hardware» more  ICCAD 2004»
16 years 3 months ago
Diagnosis of small-signal parameters for broadband amplifiers through S-parameter measurements and sensitivity-guided evolutiona
Kth increasing uncertainties in the modeling and pmcessing of semiconductor devices, it is essential that the sources of failures be identified once the devices ure manufactured I...
Fang Liu, Sule Ozev, Martin A. Brooke
HICSS
2010
IEEE
157views Biometrics» more  HICSS 2010»
16 years 1 months ago
Design Principles for Power Grid Cyber-Infrastructure Authentication Protocols
Recently, there has been an increased focus and a sense of urgency in developing standards for Power Grid systems centered on the need for interoperability. Given the threat again...
Himanshu Khurana, Rakeshbabu Bobba, Timothy M. Yar...
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
16 years 1 months ago
Rewiring using IRredundancy Removal and Addition
—Redundancy Addition and Removal (RAR) is a restructuring technique used in the synthesis and optimization of logic designs. It can remove an existing target wire and add an alte...
Chun-Chi Lin, Chun-Yao Wang
DATE
2009
IEEE
106views Hardware» more  DATE 2009»
16 years 1 months ago
Debugging of Toffoli networks
—Intensive research is performed to find post-CMOS technologies. A very promising direction based on reversible logic are quantum computers. While in the domain of reversible lo...
Robert Wille, Daniel Große, Stefan Frehse, G...