3006 search results - page 470 / 602 » Dimensionality reduction and generalization |
177
click to vote
APCCAS
2006
IEEE
16 years 16 days ago
2006
IEEE
— In recent years, several approaches have been proposed aiming the optimal joint design of finite impulse response (FIR) multiple-input multiple-output (MIMO) transmitter and r...
187
click to vote
MICRO
2006
IEEE
16 years 14 days ago
2006
IEEE
The superblock is a scheduling region which exposes instruction level parallelism beyond the basic block through speculative execution of instructions. In general, scheduling supe...
156
click to vote
CASES
2006
ACM
16 years 13 days ago
2006
ACM
Memory size reduction and memory accesses optimization are crucial issues for embedded systems. In the context of affine programs, these two challenges are classically tackled by ...
183
click to vote
DAC
2006
ACM
16 years 13 days ago
2006
ACM
Reduction of the on-chip memory size is a key issue in video codec system design. Because video codec applications involve complex algorithms that are both data-intensive and cont...
140
click to vote
ISLPED
2006
ACM
16 years 13 days ago
2006
ACM
In a few technology generations, limitations of fabrication processes will make accurate design time power estimates a daunting challenge. Static leakage current which comprises a...