Sciweavers

3365 search results - page 309 / 673
» Digital System Design: Architectures, Methods and Tools
Sort
View
ICCAD
2003
IEEE
144views Hardware» more  ICCAD 2003»
16 years 3 months ago
A High-level Interconnect Power Model for Design Space Exploration
— In this paper, we present a high-level power model to estimate the power consumption in semi-global and global interconnects. Such interconnects are used for communications bet...
Pallav Gupta, Lin Zhong, Niraj K. Jha
DAC
2007
ACM
16 years 7 months ago
Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design
Due to shrinking technology, increasing functional frequency and density, and reduced noise margins with supply voltage scaling, the sensitivity of designs to supply voltage noise...
Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram
ISSS
2002
IEEE
148views Hardware» more  ISSS 2002»
15 years 11 months ago
A Case Study of Hardware and Software Synthesis in ForSyDe
ForSyDe (FORmal SYstem DEsign) is a methodology which addresses the design of SoC applications which may contain control as well as data flow dominated parts. Starting with a for...
Ingo Sander, Axel Jantsch, Zhonghai Lu
VLSID
2007
IEEE
146views VLSI» more  VLSID 2007»
16 years 7 months ago
Architecting Microprocessor Components in 3D Design Space
Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional ...
Balaji Vaidyanathan, Wei-Lun Hung, Feng Wang 0004,...
IPSN
2005
Springer
16 years 7 days ago
eBlocks - an enabling technology for basic sensor based systems
—We describe the development of a set of embedded system building blocks, known as eBlocks. An eBlock network can be viewed as a basic form of sensor network that can be develope...
Susan Cotterell, Ryan Mannion, Frank Vahid, Harry ...