Sciweavers

3365 search results - page 303 / 673
» Digital System Design: Architectures, Methods and Tools
Sort
View
CF
2009
ACM
16 years 1 months ago
Wave field synthesis for 3D audio: architectural prospectives
In this paper, we compare the architectural perspectives of the Wave Field Synthesis (WFS) 3D-audio algorithm mapped on three different platforms: a General Purpose Processor (GP...
Dimitris Theodoropoulos, Catalin Bogdan Ciobanu, G...
DAC
2011
ACM
14 years 6 months ago
Process-level virtualization for runtime adaptation of embedded software
Modern processor architectures call for software that is highly tuned to an unpredictable operating environment. Processlevel virtualization systems allow existing software to ada...
Kim M. Hazelwood
ICCAD
1995
IEEE
129views Hardware» more  ICCAD 1995»
15 years 10 months ago
Activity-driven clock design for low power circuits
In this paper we investigate activity-driven clock trees to reduce the dynamic power consumption of synchronous digital CMOS circuits. Sections of an activity-driven clock tree ca...
Gustavo E. Téllez, Amir H. Farrahi, Majid S...
ICC
2009
IEEE
162views Communications» more  ICC 2009»
16 years 1 months ago
Design and Evaluation of a Multilevel Decoder for Satellite Communications
—In this paper, we propose a multilevel coding (MLC) scheme suitable for satellite communications, where different QoS levels are required. We introduce a novel characterization ...
Aharon Vargas, Marco Breiling, Wolfgang H. Gerstac...
DELTA
2006
IEEE
15 years 10 months ago
Implementation of Four Real-Time Software Defined Receivers and a Space-Time Decoder using Xilinx Virtex 2 Pro Field Programmabl
This paper describes the concept, architecture, development and demonstration of a real time, high performance, software defined 4-receiver system and a space time decoder to be i...
Peter J. Green, Desmond P. Taylor