Sciweavers

8581 search results - page 1346 / 1717
» Digital Signal Processing
Sort
View
DAC
1999
ACM
15 years 11 months ago
Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar...
CAV
1998
Springer
175views Hardware» more  CAV 1998»
15 years 11 months ago
An ACL2 Proof of Write Invalidate Cache Coherence
As a pedagogical exercise in ACL2, we formalize and prove the correctness of a write invalidate cache scheme. In our formalization, an arbitrary number of processors, each with its...
J. Strother Moore
MICCAI
1998
Springer
15 years 11 months ago
Motion Measurements in Low-Contrast X-ray Imagery
Measuring motion in medical imagery becomes more and more important, in particular for object tracking, image registration, and local displacement measurements. Often, the require...
Martin Berger, Guido Gerig
186
Voted
SIGCOMM
1996
ACM
15 years 10 months ago
Receiver-Driven Layered Multicast
State of the art, real-time, rate-adaptive, multimedia applications adjust their transmission rate to match the available network capacity. Unfortunately, this source-based rate-a...
Steven McCanne, Van Jacobson, Martin Vetterli
ICCAD
1994
IEEE
117views Hardware» more  ICCAD 1994»
15 years 10 months ago
Optimization of critical paths in circuits with level-sensitive latches
A simple extension of the critical path method is presented which allows more accurate optimization of circuits with level-sensitive latches. The extended formulation provides a s...
Timothy M. Burks, Karem A. Sakallah
« Prev « First page 1346 / 1717 Last » Next »