Sciweavers

8771 search results - page 526 / 1755
» Different by design
Sort
View
183
Voted
SBACPAD
2003
IEEE
102views Hardware» more  SBACPAD 2003»
16 years 16 days ago
Performance Analysis of DECK Collective Communication Service
Collective communication is very useful for parallel applications, especially those in which matrix and vector data structures need to be manipulated by a group of processes. This...
Rafael Ennes Silva, Delcino Picinin, Marcos E. Bar...
DEXA
2006
Springer
95views Database» more  DEXA 2006»
15 years 11 months ago
On the Completion of Workflows
Abstract. Workflow Management Systems (WFMS) coordinate execution of logically related multiple tasks in an organization. A workflow schema is defined using a set of tasks that are...
Tai Xin, Indrakshi Ray, Parvathi Chundi, Sopak Cha...
ASPLOS
2011
ACM
14 years 11 months ago
Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory
Transactional memory (TM) is a promising synchronization mechanism for the next generation of multicore processors. Best-effort Hardware Transactional Memory (HTM) designs, such a...
Luke Dalessandro, François Carouge, Sean Wh...
198
Voted
AICCSA
2007
IEEE
89views Hardware» more  AICCSA 2007»
16 years 1 months ago
Software/Configware Implementation of Combinatorial Algorithms
This paper discusses an approach for solving combinatorial problems by combining software and dynamically reconfigurable hardware (configware). The suggested technique avoids inst...
Iouliia Skliarova, Valery Sklyarov
202
Voted
FCCM
2004
IEEE
144views VLSI» more  FCCM 2004»
15 years 11 months ago
Efficient Execution of Process Networks on a Reconfigurable Hardware Virtual Machine
In this paper we present a novel use of an FPGA as a computing element for streaming based application. We investigate the virtualized execution of dynamic reconfigurable tasks. We...
Matthias Dyer, Marco Platzner, Lothar Thiele