7847 search results - page 318 / 1570 » Designing intimate experiences |
226
click to vote
QEST
2010
IEEE
15 years 4 months ago
2010
IEEE
Adaptive techniques like voltage and frequency scaling, process variations and the randomness of input data contribute signi cantly to the statistical aspect of contemporary hardwa...
268
click to vote
TASE
2011
IEEE
15 years 1 months ago
2011
IEEE
—In this paper, we present a new sketch-based system — KnitSketch, to improve the efficiency of process planning for knitting garments at an early design stage. The KnitSketch...
343
click to vote
GLVLSI
2011
IEEE
14 years 10 months ago
2011
IEEE
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
200
click to vote
ISCA
2011
IEEE
14 years 10 months ago
2011
IEEE
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
180
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This pap...