Sciweavers

2945 search results - page 445 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DATE
2007
IEEE
148views Hardware» more  DATE 2007»
16 years 24 days ago
Temperature aware task scheduling in MPSoCs
In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal managem...
Ayse Kivilcim Coskun, Tajana Simunic Rosing, Keith...
DATE
2007
IEEE
142views Hardware» more  DATE 2007»
16 years 24 days ago
Optimizing instruction-set extensible processors under data bandwidth constraints
We present a methodology for generating optimized architectures for data bandwidth constrained extensible processors. We describe a scalable Integer Linear Programming (ILP) formu...
Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Way...
DFT
2007
IEEE
141views VLSI» more  DFT 2007»
16 years 24 days ago
A Fault-Tolerant Active Pixel Sensor to Correct In-Field Hot Pixel Defects
Solid-state image sensors develop in-field defects in all common environments. Experiments have demonstrated the growth of significant quantities of hot-pixel defects that degrade...
Jozsef Dudas, Michelle L. La Haye, Jenny Leung, Gl...
ICSEA
2007
IEEE
16 years 23 days ago
An Extensible Architecture for Network-Attached Device Management
The development of network-attached devices has ushered in an era of autonomous, multi-function equipment demanding minimal human interaction: the only requirements are data and e...
Michael J. McMahon Jr., Sergiu M. Dascalu, Frederi...
ISCAS
2007
IEEE
144views Hardware» more  ISCAS 2007»
16 years 22 days ago
Multiple-Width Bus Partitioning Approach to Datapath Synthesis
—A shared bus is a suitable structure for minimizing the interconnections costs in system synthesis. It has also been shown that the word-length of Functional Units has a great i...
Arash Ahmadi, Mark Zwolinski