Sciweavers

2945 search results - page 424 / 589
» Designing and Implementing Malicious Hardware
Sort
View
PDP
2006
IEEE
16 years 15 days ago
MatchBase: A Development Suite for Efficient Context-Aware Communication
In distance communication, there is—despite technical progress in information and communication technology—still an asymmetry and tension between the contacter who spontaneous...
Tom Gross, Simone Braun, Susanne Krause
APCSAC
2005
IEEE
16 years 3 days ago
A Stream Architecture Supporting Multiple Stream Execution Models
Multimedia devices demands a platform integrated various functional modules and an increasing support of multiple standards. Stream architecture is able to solve the problem. Howev...
Nan Wu, Mei Wen, Haiyan Li, Li Li, Chunyuan Zhang
ISCAS
2005
IEEE
163views Hardware» more  ISCAS 2005»
16 years 2 days ago
A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip
— We propose a new crossbar switch structure with adaptive bandwidth control. In a complex SoC design, the proposed crossbar switch efficiently incorporates various IPs with diff...
Donghyun Kim, Kangmin Lee, Se-Joong Lee, Hoi-Jun Y...
ISCAS
2005
IEEE
138views Hardware» more  ISCAS 2005»
16 years 2 days ago
A low spur fractional-N frequency synthesizer architecture
— A new architecture of a fractional-N phase-locked loop (PLL) frequency synthesizer is presented in this paper. The unique feature of the proposed frequency synthesizer is a loo...
Volodymyr Kratyuk, Pavan Kumar Hanumolu, Un-Ku Moo...
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
16 years 2 days ago
A high performance distributed-parallel-processor architecture for 3D IIR digital filters
—Real-time spatio-temporal VLSI 3D IIR digital filters may be used for imaging or beamforming applications employing 3D input signals from synchronously-sampled multi-sensor arra...
Arjuna Madanayake, Leonard T. Bruton